

MONTEREY, CA 93940

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/982,458	10/17/2001	Manjunath D. Haritsa	P-5404	7394
24209	7590 11/02/2005		EXAMINER	
GUNNISON MCKAY & HODGSON, LLP			TAT, BINH C	
1900 GARDE SUITE 220	EN ROAD		ART UNIT	PAPER NUMBER

2825

DATE MAILED: 11/02/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

•			192
	Application No.	Applicant(s)	1
	09/982,458	HARITSA ET AL.	
Office Action Summary	Examiner	Art Unit	
	Binh C. Tat	2825	
The MAILING DATE of this communication ap Period for Reply	opears on the cover sheet w	ith the correspondence addres	S
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING ID. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period. - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailinearned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN. 136(a). In no event, however, may a d will apply and will expire SIX (6) MO te, cause the application to become A	CATION. reply be timely filed NTHS from the mailing date of this commur BANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 15 A	<u>August 2005</u> .		
· _ ·	is action is non-final.		
3) Since this application is in condition for allowa	•		its is
closed in accordance with the practice under	Ex parte Quayle, 1935 C.I	J. 11, 453 O.G. 213.	
Disposition of Claims			
4)⊠ Claim(s) <u>1-28 and 31-49</u> is/are pending in the			
4a) Of the above claim(s) is/are withdra	awn from consideration.		
5) Claim(s) is/are allowed.			
6) Claim(s) <u>1-28 and 31-49</u> is/are rejected. 7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/	or election requirement.		
	· •		
Application Papers			
 9) The specification is objected to by the Examin 10) The drawing(s) filed on 17 October 2001 is/are 		phicated to by the Evaminer	
Applicant may not request that any objection to the	·		
Replacement drawing sheet(s) including the correct		•	121(d).
11) The oath or declaration is objected to by the E	· ·	, , ,	• •
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C.	8 119(a)-(d) or (f)	
a) ☐ All b) ☐ Some * c) ☐ None of:	in priority under 55 5.5.5.	3 110(4) (4) 51 (1).	
1. Certified copies of the priority documen	nts have been received.		
2. Certified copies of the priority documen	nts have been received in A	Application No	
3. Copies of the certified copies of the price	ority documents have beer	received in this National Stag	е
application from the International Burea			
* See the attached detailed Office action for a lis	t of the certified copies not	received.	
Attachment(s)			
) DNotice of References Cited (PTO-892)		Summary (PTO-413)	
2)		s)/Mail Date nformal Patent Application (PTO-152)	
Paper No(s)/Mail Date <u>09/09/05</u> .	6) Other:		

Art Unit: 2825

DETAILED ACTION

1. This is a response to the response filed on 08/15/05. The applicant argument regarding Camporese et al. and Graef are not persuasive; therefore, all the rejections based on Camporese et al. and Graef are retained and repeated for the following reasons.

Double Patenting

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Claims 1-49 provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1-77 of copending Application No. 09/982452. Although the conflicting claims are not identical, they are not patentably distinct from each other because the removal unnecessary steps in an invention is an obvious development in the art.

Claim Rejections - 35 USC § 103

2. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out

Art Unit: 2825

the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Rejection of Claims 1-28,31-49

Claims 1-28, 31-49 are rejected under 35 U.S.C. 103(a) as being unpatentable over Camporese et al. ("Camporese"), U.S. Patent 6,205,571 and Graef, U.S. Patent 6,305,001. Camporese discloses a clock tree distribution network for distributing a clock signal across a chip involving clock skew analysis. Although Camporese suggests Applicants' limitations, Camporese does not disclose a specific system for implementing the method. Graef also discloses a clock tree distribution planning method and additionally discloses a system for implementing the method that is a typical system used in IC designs. Graef further states that the system disclosed represents "one of many suitable computer platforms for implementing the method." (col. 15, II. 47-50). Both Camporese and Graef disclose a method involving a clock distribution network. However, Graef details the system that would be necessary to implement

Art Unit: 2825

methods involving clock distribution networks in general. It therefore would have been obvious to one of ordinary skill in the art at the time of Applicants' invention to use the system of Graef, or some similar system configuration, to implement the Camporese method.

5. Pursuant to claims 1, 14, 27, and 37 which recites a Clock Data Model (Fig. 2 illustrates this limitation; also, col. 3, II. 48-50 discloses a clock-related electrical simulation model) for use with a method of determining clock insertion delays for a microprocessor design having grid-based clock distribution comprising,

partitioning the complete clock net into a global clock net (the first level wiring networks, e.g. Figure 2, #201; reference the Fig. 2 description at col. 4, II. 25-28) and a plurality of local clock nets (the second level of tree wires, e.g. Figure 2, #203; reference the Figure 2 description at col. 4, II. 28-31);

simulating each of the plurality of local clock nets to generate a load for each of the plurality of local clock nets on the global clock net: col. 12, II. 12-23 wherein the twig wiring represents the local clock nets; additionally, the Nsector electrical lists comprise the loading for the plurality of local clock nets;.

simulating the global clock net based in part on the simulated load of each of the plurality of local clock nets: col. 12, II. 12-23 wherein the twig wiring represents the local clock nets; combining the plurality of simulations to form the complete clock net: col. 11, II. 33-50; storing the plurality of simulations in the Clock Data Model: col. 11, II. 19-22, wherein the tuned netlist represents the CDM with stored simulations;

evaluating the complete clock net to determine whether the results converge: col. 9, II. 35-60, wherein the true point load response matrix is checked against the smoothed point load response matrix which has calculations of clock signal arrival times.

- Pursuant to claims 2, 15, 28, and 38 wherein partitioning comprises breaking the 6. complete clock net into equal sized parts according to rectangular grid coordinates: Figure 2 illustrates this limitation.
- 7. Pursuant to claim 3, 16, and 39 wherein the method further comprises breaking at least one of the plurality of local clock nets down into at least one sub-local clock net: col. 4, II. 28-31 suggests the existence of sub-local clock nets depending on the embodiment.
- 8. Pursuant to claim 4, 17, and 40 wherein the method further comprises simulating the at least one sub-local clock net prior to simulating the corresponding local clock net: Fig. 7, step 735; col. 9, II. 60-64.
- 9. Pursuant to claims 5, 18, 31, and 41 wherein at least two of the plurality of local clock nets are simulated in parallel: Creation of isolated net lists which represent local clock nets and are treated in parallel for tuning or simulation purposes, col. 9, II. 8-27; see also col. 9, II. 61-67 which discloses parallel tuning or simulation.
- 10. Pursuant to claims 6, 19, 32, 42 wherein simulating the clock nets comprises extracting a layout of the local clock net and the conductors routed above and through the local clock net from a microprocessor network database: the creation of the electrical netlist suggests this limitation, col. 6, II. 10-65;

extracting component values of the elements of the local clock net from the microprocessor network database: col. 6, II. 48-65;

Art Unit: 2825

simulating the local clock net based on the layout and the component values: col. 6, II. 48-65; extracting a load of the local clock net on the global clock net: col. 6, II. 48-65.

- Pursuant to claims 7, 20, 33, and 43 wherein simulating the local clock net comprises assuming that the clock arrival times form the global clock net will be simultaneous at all points where the local clock net is connected to the global clock net: col. 9, II. 35-43.
- 12. Pursuant to claims 8, 21, 34, and 44wherein simulating the global clock net comprises extracting the layout of the global clock net from a microprocessor network database: the creation of the electrical netlist, col. 6, II. 10-65, details the layout connections; extracting component values of the elements of the global clock from the microprocessor network database: col. 6, II. 48-65;

inserting the simulated loads of the plurality of local clock nets: col. 6, II. 48-54; see also col. 7, II. 13-15;

simulating the global clock net based on the layout, the component values, and the simulated local clock net loads: col. 6, II. 48-65.

Pursuant to claims 9, 22, 35, and 45 wherein if the results do not converge, replacing the clock arrival times with those calculated for the simulated global clock net: col. 9, lines 4756; re-simulating one of the plurality of local clock nets to generate a load for the local and global clock net: col. 12, II. 12-23;

re-simulating the global clock net based on the simulated or re-simulated load of each of the plurality of local clock nets: col. 12, II. 12-13 wherein the twig wiring represents the local clock nets.

combining the simulations and re-simulations to form the complete net: col. 11, II. 33-50.

Art Unit: 2825

14. Pursuant to claims 10, 23, and 46 wherein re-simulating the local clock net comprises resimulating the local clock net based on the layout, the component values, and the calculated clock arrival times: col. 6, II. 48-65;

extracting a load of the at least one local clock net on the global clock net: col. 6, II. 48-65.

- 15. Pursuant to claims 11, 24, and 47 wherein the method comprises re-simulating at least a second of the plurality of local clock nets in parallel with the at least one local clock net:
- 16. Pursuant to claims 12, 25 and 48 wherein re-simulating the global clock net comprises inserting the simulated or re-simulated loads of the plurality of local clock nets (col. 6, II. 48-54; see also col. 7, II. 13-15); and

re-simulating the global clock net based on the layout, the component values, and the simulated or re-simulated local clock net loads: col. 6, II. 48-65.

17. Pursuant to claim 13, 26, 36 and 49, wherein the method further comprises storing the plurality of re-simulations in the Clock Data Model: col. 11, II. 19-22.

Response to Amendment and Arguments

Applicant's arguments filed June 15th, 2004 have been fully considered but they are not persuasive.

Applicant contends that Camporese et al. and Graef do not describe "simulating each of the plurality of local clock nets to generate a load for each of the plurality of local clock nets on the global clock net; simulating the global clock net based in part on the simulated load of each of the plurality of local clock nets; combining the plurality of simulations to form the complete clock net" probes as claimed. In response to Applicant's argument that Camporese et al. and Graef do not describe "simulating each of the plurality of local clock nets to generate a load for

Art Unit: 2825

each of the plurality of local clock nets on the global clock net; simulating the global clock net based in part on the simulated load of each of the plurality of local clock nets; combining the plurality of simulations to form the complete clock net" probes as claimed, Examiner respectfully disagrees. Applicant is directed to simulating each of the plurality of local clock nets to generate a load for each of the plurality of local clock nets on the global clock net: (see fig 7 col 11 lines 34 to col 12 liens 23; Especially col.12, II. 12-23) wherein the twig wiring represents the local clock nets; additionally, the Nsector electrical lists comprise the loading for the plurality of local clock nets;

simulating the global clock net based in part on the simulated load of each of the plurality of local clock nets: (see fig 7 col 11 lines 34 to col 12 liens 23; Especially col. 12, II. 12-23) wherein the twig wiring represents the local clock nets; combining the plurality of simulations to form the complete clock net: col. 11, II. 33-50;

storing the plurality of simulations in the Clock Data Model: col. 11, II. 19-22, wherein the tuned netlist represents the CDM with stored simulations. For this reason, examiner holds the rejection proper.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period

Art Unit: 2825

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Binh C. Tat whose telephone number is (571) 272-1908. The examiner can normally be reached on 7:30 - 4:00 (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mathew Smith can be reached on (571) 272-1907. The fax phone numbers for the organization where this application or proceeding is assigned are 571 273-8300 for regular communications and (703) 305-3431 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-1782.

Binh Tat Art Unit 2825 March 5, 2005

> VUTHE SIEK PRIMARY EXAMINER